

06/02/00

06-05-00

A

Please type a plus sign (+) inside this box →

+

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0038

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

MICS:0038

Total Pages

59

First Named Inventor or Application Identifier

Todd O. Bolken

Express Mail Label No.

EL 432 942 837 US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents

Box Patent Application

Washington, DC 20231

1. ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification Total Pages 27
(preferred arrangement set forth below)
-Descriptive
-Cross References to Related Application
-Statement Regarding Fed sponsored R & D
-Reference to Microfiche Appendix
-Background of the Invention
-Brief Summary of the Invention
-Brief Description of the Drawings (if filed)
-Detailed Description
-Claim(s)
-Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) Total Sheets 7
Total Pages 21
4. Oath or Declaration
a. ☒ Newly executed (original or copy)
b. ☐ Copy from a prior application (37CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a
copy of the oath or declaration is supplied under Box 4b,
is considered as being part of the disclosure of the
accompanying application and is hereby incorporated by
reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☒ 37 CFR 3.73(b) Statement ☐ Power of Attorney
(where there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
14. ☐ Small Entity ☐ Statement filed in prior application
Statement(s) Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☐ Other

17. ☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. /

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

☐ Correspondence address below

(Insert Customer No. or Attach bar code label here)

NAME	Michael G. Fletcher				
	Fletcher, Yoder & Van Someren				
ADDRESS	P.O. Box 692289				
CITY	Houston	STATE	Texas	ZIP CODE	77269-2289
COUNTRY	USA	TELEPHONE	(281) 970-4545	Fax	(281) 970-4503

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

STACKABLE BALL GRID ARRAY

By:

TODD O. BOLKEN
3881 WESTPARK CREEK DRIVE
MERIDIAN, IDAHO 83642

CARY J. BAERLOCHER
1998 JARVIS COURT
MERIDIAN, IDAHO 83642

CHAD A. COBBLEY
1835 SOUTH RICHPOINT WAY
BOISE, IDAHO 83712

DAVID J. CORISIS
961 WEST LOON STREET
MERIDIAN, IDAHO 83642

"EXPRESS MAIL" MAILING LABEL
Number: EL432942837US
Date of Deposit: June 2, 2000

Pursuant to 37 C.F.R. § 1.10, I hereby certify that I am personally depositing this paper or fee with the U.S. Postal Service, "Express Mail Post Office to Addressee" service on the date indicated above in a sealed envelope (a) having the above-numbered Express Mail label and sufficient postage affixed, and (b) addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Signature: [Signature]
Printed Name: Jennifer Crosswood

STACKABLE BALL GRID ARRAY

BACKGROUND OF THE INVENTION

1. Field Of The Invention

The present invention relates generally to electrical circuitry and, more particularly, to a stackable packaging system using ball grid array technology.

2. Description Of The Related Art

Packaging of electrical circuits is a key element in the technological development of any device containing electrical components. Fine-Pitch Surface Mount Technology (FPT) and Pin Grid Array (PGA) technology are well developed areas of packaging technology. An emerging packaging method has been developed using Ball Grid Array (BGA) technology.

BGA technology offers several advantages over FPT and PGA. Among the most often cited advantages of BGA are: reduced co-planarity problems, since there are no leads; reduced placement problems; reduced paste printing problems; reduced handling damage; smaller size; better electrical and thermal performance; better package yield; better board assembly yield; higher interconnect density; multilayer interconnect options; higher I/Os for a given footprint; easier extension to multichip modules; and faster design-to-production cycle time.

While BGA technology provides many benefits, there is still a growing demand for more component functionality in a smaller space. Despite the benefits provided by BGA technology, BGA is still a surface mount technology like FPT and PGA and, thus, is limited by the space

available on the mounting surface. Significant research and development has been devoted to finding ways to get more and more capabilities into smaller areas. Engineers have been challenged with finding ways to increase hardware capabilities, with memory capacity being one area in which board geography is at a particular premium is memory. However, regardless of whether FPT, PGA or BGA is implemented, surface mount technologies are limited by the space available on the ceramic substrate or printed circuit board (PCB). As a result, the amount of memory will disadvantageously be limited by the dimensions of the mounting surface.

The present invention may address one or more of the problems set forth above.

SUMMARY OF THE INVENTION

Certain aspects commensurate in scope with the originally claimed invention are set forth below. It should be understood that these aspects are presented merely to provide the reader with a brief summary of certain forms the invention might take and that these aspects are not intended to limit the scope of the invention. Indeed, the invention may encompass a variety of aspects that may not be set forth below.

In accordance with one aspect of the present invention, there is provided a system that includes a processor and a memory device coupled to the processor. The memory device includes a stacked ball grid array and memory chips.

In accordance with another aspect of the present invention, there is provided a stacked ball grid array. The stacked ball grid array contains a plurality of packages made up of some

structural dielectric. Each package is coupled to another package and to one or more memory chips. Each package contains a die side for mounting a chip such as a memory device, and a wire side. The wire side of the package contains a plurality of solder balls used to couple one package to another. By using solder balls to connect the packages, each memory chip can be serially connected by vias contained within the packages.

In accordance with still another aspect of the present invention, the package contains alignment features on the die side and wire side. The alignment features may be male or female and are used for alignment, orientation, and ball support. A die, such as a memory chip, is mounted within the alignment features and electrically coupled to the package. Signals are routed from the memory chip to the outside of the package and connected to adjacent packages through vias and solder balls.

One advantage of the present invention is that it employs BGA technology to create a Stacked Ball Grid Array (SBGA). The memory chips are mounted to preformed packages, made for example from a molded resin, incorporating BGA technology. As previously discussed, the packages are constructed such that they contain alignment features. These features are oriented on the packages in such a way that allows the packages to be stacked. The arrangement or the features allow for alignment and orientation of each package with respect to an adjacent package, while also providing package support during the stacking and reflow process necessary to connect the packages. The alignment features provide maintenance of the stack height and parallelism between packages.

Thus, the present invention allows for increased memory capacity without requiring additional surface area on the ceramic substrate or printed circuit board to which the memory devices are electrically coupled.

5 **BRIEF DESCRIPTION OF THE DRAWINGS**

The foregoing and other advantages of the invention may become apparent upon reading the following detailed description and upon reference to the drawings in which:

10 Fig. 1 illustrates a block diagram of an exemplary processor-based device in accordance with the present invention;

Fig. 2 illustrates an exemplary conventional memory array ;

15 Fig. 3 illustrates a side view of a stacked ball grid array (SBGA) in accordance with the present invention;

Fig. 4 represents an isometric view of the SBGA of Fig. 3;

Fig. 5 illustrates top view of a single stackable ball grid array;

20 Fig. 6 illustrates a cross-sectional view taken along line 6-6 of Fig. 5;

Figs. 7A, 7B, and 7C illustrate cross-sectional views along line 6-6 of alternate configurations of alignment features;

Figs. 8A, 8B, 8C and 8D illustrate top views of alternate orientation feature configurations; and

Fig. 9 illustrates two SBGAs electrically coupled together.

DESCRIPTION OF SPECIFIC EMBODIMENTS

Turning now to the drawings, and referring initially to Fig. 1, a block diagram depicting an exemplary processor-based device generally designated by the reference numeral 10 is illustrated. The device 10 may be any of a variety of different types, such as a computer, pager, cellular telephone, personal organizer, control circuit, etc. In a typical processor-based device, a processor 12, such as a microprocessor, controls many of the functions of the device 10.

The device 10 typically includes a power supply 14. For instance, if the device 10 is portable, the power supply 14 would advantageously include permanent batteries, replaceable batteries, and/or rechargeable batteries. The power supply 14 may also include an AC adapter, so the device may be plugged into a wall outlet, for instance. In fact, the power supply 14 may also include a DC adapter, so that the device can be plugged into a vehicle cigarette lighter, for instance.

Various other devices may be coupled to the processor 12 depending upon the functions that the device 10 performs. For instance, a user interface 16 may be coupled to the processor 12. The user interface 16 may include buttons, switches, a keyboard, a light pen, a mouse, and/or a voice recognition system, for instance. A display 18 may also be coupled to the processor 12. The display 18 may include an LCD display, a CRT, LEDs, and/or an audio display, for example. Furthermore, an RF subsystem/baseband processor 20 may also be coupled to the processor 12. The RF subsystem/baseband processor 20 may include an antenna that is coupled to an RF receiver and to an RF transmitter (not shown). A communications port 22 may also be coupled to the processor 12. The communications port may be adapted to be coupled to a peripheral device 24, such as a modem, a printer, or a computer, for instance, or to a network, such as a local area network, remote area network, intranet, or the Internet, for instance. Memory 26 may also be coupled to the processor 12.

Fig. 2 illustrates a conventional multichip memory array 30. In this arrangement, a memory controller 31 is coupled to a plurality of memory devices 33. The memory controller 31 and the memory devices 33 are mounted in a planar fashion on the same substrate 35, such as a printed circuit board. Disadvantageously, this planar layout allows for only a limited number of memory devices 33 to be used depending on the surface area of the substrate 35.

To address this shortcoming, Figs. 3 and 4 illustrate a stacked ball grid array (SBGA) 40. The SBGA 40 includes a plurality of stackable ballgrid array packages 41 that may be stacked one on top of the other. In one embodiment, each package 41 may be made of a structural dielectric, such as a molded resin. Each package 41 typically has a die side 42 and a ball side 44.

The die side 42 of the package 41 is the chip-mounting surface of the package 41. In an advantageous embodiment, one or more chips 43, such as a memory chip and/or a microprocessor chip, may be mounted on the die side 42 of the package 41. It should be understood that the chip(s) 43 may be fully encapsulated, partially encapsulated, or bare, depending upon the specific application intended for the package 41. The die side 42 may also contain alignment features 46, as described hereinafter. The ball side 44 of the package 41 includes solder balls 50. The solder balls 50 are electrically coupled to the chip 43 through vias 51 (illustrated in Fig. 6) and/or traces (not illustrated) in the interposer regions 48 of each package 41. The solder balls 50 may be used for adhesion, as well as electrical conductivity. The ball side 44 may also contain alignment features 46, as described hereinafter.

In one embodiment, the package 41 contains alignment features 46 on both the die side 42 and the ball side 44 of package 41, thereby facilitating stacking of packages 41 in a stable manner. The alignment features 46 ensure that each package 41 is aligned with each adjacent package 41 as the packages 41 are stacked. These alignment features 46 may also support the weight of the package 41 during reflow of the solder balls 50 to maintain stack height and parallelism between packages 41. Further, the alignment features 46 may be used to orient the packages 41 as described hereinafter.

Referring again to Fig. 3, the SBGA 40 may be attached to a substrate 52, such as a printed circuit board. In fact, the SBGA 40 may be aligned using alignment features 45 which are located on the substrate 52. The SBGA 40 is electrically coupled to the substrate 52 through the solder balls 50 located on the ball side 44 of the package 41 disposed on the substrate 52.

It should be appreciated that each package 41 may contain electrical routing, such as the vias 51 illustrated in Fig. 6 for example, connected to at least some of the solder balls 50 so that electrical signals can pass serially from one package 41 to the next. For example, it may be desirable in certain applications to route signals common to each package, such as V_{cc} and ground, serially through the stack of packages 41. In other applications, it may be desirable to route all signals serially through the stack of packages 41. In one embodiment, for instance, each memory chip 43 may be enabled singularly. That is, only one memory chip 43 in the SBGA 40 will be used at one time so that the selected chip 43 utilizes the signals received by the SBGA 40. With memory chips 43 mounted on the packages 41 and connected through the vias 51 and solder balls 50, the SBGA 40 forms a three dimensional memory array. As memory requirements for a system increase, more memory devices 43 can be added by adding more packages 41 to the stack, without increasing the amount of surface area required on the substrate 52. Indeed, it should be appreciated that the height of the stack of packages 41 is primarily determined by the thickness of the interposer regions 48 and the diameter of the solder balls 50.

Fig. 5 illustrates the package 41 as seen from the die side 42. As can be seen, a memory chip 43 can be mounted within the alignment features 46. In one embodiment, the interposer regions 48 containing the solder balls 50 may be located on opposing sides of the region containing the memory die 43 and the alignment features 46. In this embodiment, the solder balls 50 are arranged in four columns by eleven rows on one side of the die region 60 and in three columns by eleven rows on the other side of the die region 60. However, it should be appreciated that alternate solder ball 50 arrangements can be used. For example, the solder balls

50 may be arranged in any suitable row and column configuration in the interposer regions 48 or around the entire perimeter of the package 41.

Fig. 6 illustrates a cross-sectional view of a single package 41 taken along line 6-6 in Fig.

5 In this illustration, the die side 42 of the package 41 includes male alignment features 46a, while the wire side 44 of the package 41 includes complimentary female alignment features 46b. However, it should be appreciated that alternate package configurations may be used. As illustrated in Fig. 7A, the die side 42 of the package 41a may contain male alignment features 46c, and the ball side 44 may contain male alignment features 46d. Another package configuration 41b contains female alignment features 46e on the die side 42, and complimentary male alignment features 46f on the ball side 44 of the package 41b, as illustrated in Fig. 7B. Still another package configuration 41c contains female alignment features 46g on the die side 42, and female alignment features 46h on the ball side 44 of the package 41c, as illustrated in Fig. 7C. In regard to the packages illustrated in Figs. 6 and 7B, the same type of packages may be stacked to form an SBGA. In regard to the packages illustrated in Figs. 7A and 7C, these types of packages may be stacked in an alternating fashion to form an SBGA.

As previously described, each package 41 typically contains some arrangement of solder balls 50 arranged on the ball side 44. In a previously described embodiment, the number of columns of solder balls 50 is different on each side of the memory die 43 to help prevent user error in stacking the packages 41 to create the SBGA 40. In this configuration, the orientation features 46 may be arranged symmetrically about the chip 43 with little likelihood of stacking the packages 41 in error. However, in an alternate embodiment, the solder balls 50 may be arranged

symmetrically about chip 43. In this instance, the alignment features 46 can be arranged asymmetrically in order to insure that the packages 41 are oriented correctly and to prevent stacking errors in building the SBGA 40. Alignment refers to the positioning of one package 41 with respect to another package 41 or substrate 52 while orientation refers to the rotational positioning of a package 41 about an axis which is perpendicular to the substrate 52. Proper alignment and orientation are typically desirable to insure electrical conductivity from one package 41 to the next.

Figs. 8A, 8B, 8C, and 8D illustrate alternate alignment feature configurations which provide an orientation function. As previously described, the alignment features 46 may be arranged symmetrically about the die region 60. An alternate configuration of region 60a may arrange the alignment features 46 asymmetrically about the side 42. Still another alignment feature configuration 60b may use a different number of alignment features 46 arranged asymmetrically about the perimeter of the die region 60b. Still another alignment feature configuration 60c, may introduce a different shape to one of the alignment features 46 in order to prevent any stacking errors. By using asymmetrical feature configuration, or using one uniquely shaped alignment feature 66, each package 41 will have only one position in which it can be properly coupled to another package 41 or mounting surface 52. Thus, the risk of improperly placing the package 41 is greatly reduced.

While a single SBGA 40 has been described, it should be appreciated that more than one SBGA 40 may be used in a given device 10. As illustrated in Fig. 9, one SBGA 80 may be coupled to one or more SBGAs, such as the SBGA 82, on a substrate 84 through a shunt circuit

or through some low impedance element, such as a metal trace on the substrate 84. Typically, all such SBGAs 80 and 82 are serially connected. By coupling a plurality of SBGAs together, a device 10 may further exploit the advantages of added performance capabilities within the confines of a discrete surface area.

5

While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

10

CLAIMS

What is claimed is:

1. A system comprising:

a processor; and

a memory device operatively coupled to the processor, the memory device comprising a plurality of vertically stacked ball grid arrays, each ball grid array having a memory chip.

2. The system, as set forth in claim 1, wherein the vertically stacked ball grid arrays comprise:

a plurality of packages, each of the plurality of packages physically coupled to another of the plurality of packages; and

a plurality of memory chips, each of the plurality of memory chips physically coupled to a respective one of the plurality of packages.

3. The system, as set forth in claim 2, wherein each package comprises:
a molded resin body having a die side and a wire side.

4. The system, as set forth in claim 3, wherein each package comprises:

a plurality of first alignment features on the die side of the package; and

a plurality of second alignment features on the wire side of the package.

5. The system, as set forth in claim 4, wherein the plurality of first alignment features are male and the plurality of second alignment features are female.

6. The system, as set forth in claim 4, wherein the plurality of first alignment features are male and the plurality of second alignment features are male.

7. The system, as set forth in claim 4, wherein the plurality of first alignment features are female and the plurality of second alignment features are male.

8. The system, as set forth in claim 4, wherein the plurality of first alignment features are female and the plurality of second alignment features are female.

5 9. The package, as set forth in claim 4, wherein the plurality of first alignment features and the plurality of second alignment features orient adjacent packages in a unique location.

10 10. The package, as set forth in claim 9, wherein the plurality of first alignment features and the plurality of second alignment features are arranged asymmetrically.

15 11. The package, as set forth in claim 9, wherein the plurality of first alignment features and the plurality of second alignment features comprising of at least one unique alignment feature.

20 12. The package, as set forth in claim 4, wherein the plurality of first alignment features and the plurality of second alignment features support adjacent packages during solder ball reflow.

13. The system, as set forth in claim 2, wherein each of the plurality of packages is electrically coupled to another of the plurality of packages using solder balls.

5 14. The system, as set forth in claim 13, wherein each of the plurality of packages comprise vias extending therethrough to connect solder balls of adjacent packages serially.

10 15. A memory board comprising:

a substrate; and

a memory device operatively coupled to the substrate, the memory device comprising a plurality of vertically stacked ball grid arrays, each ball grid array having a memory chip.

16. The memory board as set forth in claim 15, wherein the substrate is a printed circuit board.

20 17. The memory board, as set forth in claim 15, further comprising a memory controller operatively coupled to the memory device and to the substrate.

18. The memory board, as set forth in claim 15, wherein the stacked ball grid array comprises:

a plurality of packages, each of the plurality of packages coupled to another of the plurality of packages; and

a plurality of memory chips, each of the plurality of memory chips coupled to a respective one of the plurality of packages.

19. The memory board, as set forth in claim 18, wherein the package comprises:

a molded resin body having a die side and a wire side.

20. The memory board, as set forth in claim 19, wherein the molded resin package comprises:

a plurality of first alignment features on the die side of the package; and

a plurality of second alignment features on the wire side of the package.

21. The memory board, as set forth in claim 20, wherein the plurality of first alignment features are male and the plurality of second alignment features are female.

5 22. The memory board, as set forth in claim 20, wherein the plurality of first alignment features are male and the plurality of second alignment features are male.

10 23. The memory board, as set forth in claim 20, wherein the plurality of first alignment features are female and the plurality of second alignment features are male.

15 24. The memory board, as set forth in claim 20, wherein the plurality of first alignment features are female and the plurality of second alignment features are female.

20 25. The package, as set forth in claim 20, wherein the plurality of first alignment features and the plurality of second alignment features orient adjacent packages in a unique location.

26. The package, as set forth in claim 25, wherein the plurality of first alignment features and the plurality of second alignment features are arranged asymmetrically.

27. The package, as set forth in claim 25, wherein the plurality of first alignment features and the plurality of second alignment features comprising of at least one unique alignment feature.

28. The package, as set forth in claim 20, wherein the plurality of first alignment features and the plurality of second alignment features support adjacent packages during solder ball reflow.

29. The memory board, as set forth in claim 18, wherein each of the plurality of packages is electrically coupled to another of the plurality of packages using solder balls.

30. The memory board, as set forth in claim 29, wherein each of the plurality of packages comprise vias extending therethrough to connect solder balls of adjacent packages serially.

31. The memory board, as set forth in claim 15, wherein a first ball grid array is coupled to a second ball grid array.

32. The memory board, as set forth in claim 15, wherein the first ball grid array is serially coupled to the second ball grid array.

33. A stacked ball grid array.

34. The stacked ball grid array, as set forth in claim 33, wherein the stacked ball grid array comprises:

a plurality of packages, each of the plurality of packages coupled to another of the plurality of packages; and

a plurality of memory chips, each of the plurality of memory chips coupled to a respective one of the plurality of packages.

35. The stacked ball grid array, as set forth in claim 34, wherein the package comprises:

a molded resin body having a die side and a wire side.

36. The stacked ball grid array, as set forth in claim 35, wherein the molded resin package comprises:

a plurality of first alignment features on the die side of the package; and

a plurality of second alignment features on the wire side of the package.

37. The stacked ball grid array, as set forth in claim 36, wherein the plurality of first alignment features are male and the plurality of second alignment features are female.

38. The stacked ball grid array, as set forth in claim 36, wherein the plurality of first alignment features are male and the plurality of second alignment features are male.

39. The stacked ball grid array, as set forth in claim 36, wherein the plurality of first alignment features are female and the plurality of second alignment features are male.

40. The stacked ball grid array, as set forth in claim 36, wherein the plurality of first alignment features are female and the plurality of second alignment features are female.

41. The package, as set forth in claim 36, wherein the plurality of first alignment features and the plurality of second alignment features orient adjacent packages in a unique location.

42. The package, as set forth in claim 41, wherein the plurality of first alignment features and the plurality of second alignment features are arranged asymmetrically.

43. The package, as set forth in claim 41, wherein the plurality of first alignment features and the plurality of second alignment features comprising of at least one unique alignment feature.

44. The package, as set forth in claim 36, wherein the plurality of first alignment features and the plurality of second alignment features support adjacent packages during solder ball reflow.

45. The stacked ball grid array, as set forth in claim 34, wherein each of the plurality of packages is electrically coupled to another of the plurality of packages using solder balls.

46. The stacked ball grid array, as set forth in claim 45, wherein each of the plurality of packages comprise vias extending therethrough to connect solder balls of adjacent packages serially.

5

47. A device comprising:

a chip; and

a package operatively coupled to the chip, the package comprising:

a first side;

a second side;

a plurality of first alignment features on the first side of the package; and

a plurality of second alignment features on the second side of the package.

48. The device, as set forth in claim 47, wherein the package comprises:

a molded resin body containing a die side and a wire side.

49. The device, as set forth in claim 47, wherein the plurality of first alignment features are male and the plurality of second alignment features are female.

5 50. The device, as set forth in claim 47, wherein the plurality of first alignment features are male and the plurality of second alignment features are male.

10 51. The device, as set forth in claim 47, wherein the plurality of first alignment features are female and the plurality of second alignment features are male.

15 52. The device, as set forth in claim 47, wherein the plurality of first alignment features are female and the plurality of second alignment features are female.

20 53. The device, as set forth in claim 47, wherein there are a plurality of memory chips, each of the plurality of memory chips coupled to a package.

54. A package comprising:

a first side;

a second side;

a plurality of first alignment features on the first side of the package; and

5 a plurality of second alignment features on the second side of the package.

55. The package, as set forth in claim 54, wherein the package comprises:

10 a molded resin body.

56. The package, as set forth in claim 54, wherein the plurality of first alignment features are male and the plurality of second alignment features are female.

57. The package, as set forth in claim 54, wherein the plurality of first alignment features are male and the plurality of second alignment features are male.

58. The package, as set forth in claim 54, wherein the plurality of first alignment features are female and the plurality of second alignment features are male.

59. The package, as set forth in claim 54, wherein the plurality of first alignment features are female and the plurality of second alignment features are female.

5 60. The package, as set forth in claim 54, wherein the plurality of first alignment features and the plurality of second alignment features orient adjacent packages in a unique location.


10 61. The package, as set forth in claim 60, wherein the plurality of first alignment features and the plurality of second alignment features are arranged asymmetrically.

15 62. The package, as set forth in claim 60, wherein the plurality of first alignment features and the plurality of second alignment features comprising of at least one unique alignment feature.

20 63. The package, as set forth in claim 54, wherein the plurality of first alignment features and the plurality of second alignment features support adjacent packages during solder ball reflow.

ABSTRACT OF THE DISCLOSURE

A stackable package to create a 3-dimensional memory array using ball grid array technology. Specifically, memory chips are coupled to a pre-formed packages which have alignment features to allow for the stacking of the ball grid arrays. The alignment features are used to align and orient each package with respect to an adjacent package, substrate or printed circuit board. The alignment features also support the weight of the adjacent package during solder ball reflow to maintain stack height and parallelism between packages. Each memory device is serially connected to the adjacent memory device through the vias and solder balls on each package.



A block diagram of a system architecture. A large rectangle labeled 24 contains a central rectangle labeled 31. To the left of 31 are three small vertical rectangles, and to the right are three more. A bracket labeled 33 groups the three rectangles on the left. Another bracket labeled 33 groups the three rectangles on the right. A bracket labeled 35 points to the entire assembly within the large rectangle 24.

FIG 2

002090* 05098560





FIG 3

FIG 4

40



Isometric View




FIG. 5




FIG. 6

FIG. 7A




FIG. 7B




FIG. 7C




FIG. 8A




FIG. 8B





FIG. 8C




FIG. 8

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Todd O. Bolken et al.

Serial No.: Unassigned

Filed: Herewith

For: STACKABLE BALL GRID ARRAY

§
§ Group Art Unit: Unassigned
§
§
§ Examiner: Unassigned
§
§
§ Atty Docket: MICS:0038/FLE
§ 99-0525
§

**ELECTION UNDER 37 C.F.R. §§ 3.71 AND 3.73
AND POWER OF ATTORNEY**

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned, being Assignee of the entire interest in the above-identified application by virtue of an Assignment recorded in the United States Patent and Trademark Office as set forth below, hereby elects, under 37 C.F.R. § 3.71, to prosecute the application to the exclusion of the inventor(s).

The Assignee hereby revokes any previous Powers of Attorney and appoints:

Michael L. Lynch, Reg. No. 30,871; and Lia Pappas Dennison, Reg. No. 34,095

of MICRON TECHNOLOGY, INC.; and also

Michael G. Fletcher, Reg. No. 32,777, Patrick S. Yoder, Reg. No. 37,479;
Robert A. Van Someren, Reg. No. 36,038; and Diana M. Sangalli, Reg. No. 40,798

with the law firm of FLETCHER, YODER & VAN SOMEREN, as its attorneys with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.


Pursuant to 37 C.F.R. § 3.73, the undersigned has reviewed the evidentiary documents, specifically the Assignment to MICRON TECHNOLOGY, INC. referenced below, and certifies that to the best of my knowledge and belief, title remains in the name of the Assignee.

Please direct all communications as follows:

Michael G. Fletcher
FLETCHER, YODER & VAN SOMEREN
P.O. Box 692289
Houston, TX 77269-2289
(281) 970-4545

ASSIGNEE: Micron Technology, Inc.

Date: 5/25/2000

By: 
Name: Michael L. Lynch, Chief Patent Counsel

ASSIGNMENT:

X Enclosed for recording
____ Previously recorded:

Date:
Reel:
Frame:

DECLARATION

As the below named inventors, we hereby declare that:

Our residence, post office address and citizenship are as stated below next to our names.

We believe we are the original, first and joint inventors of the subject matter which is claimed and for which a patent is sought on the invention entitled "**STACKABLE BALL GRID ARRAY**," the specification of which:

 X is attached hereto.
 was filed on as Application Serial No.:

We hereby state that we have reviewed and understand the contents of the above identified specification, including the claims.

We acknowledge the duty to disclose to the Patent and Trademark Office all information known to us to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

We hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

			<u>Priority Claimed</u>
(Number)	(Country)	(Date Filed)	Yes/No
(Number)	(Country)	(Date Filed)	Yes/No

We hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, we acknowledge the duty to disclose all information known to us to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status)
--------------------------	---------------	----------

[illegible]

Inventor's Full Name: Cary J. Baerlocher
(First) (Initial) (Last)

Inventor's Signature: Cary J Baerlocher

Date: 5/24/00 Country of Citizenship U.S.A.

Residence Address: 1998 Jarvis Court
(Include number, street name, city, state, and country)
Meridian, Idaho 83642 U.S.A.

Post Office Address: _____
(If different)

Inventor's Full Name: Chad A. Cobbley
(First) (Initial) (Last)

Inventor's Signature: *Chad Cobbley*

Date: 5/24/2000 Country of Citizenship U.S.A.

Residence Address: 1835 South Richpoint Way
(Include number, street name, city, state, and country)
Boise, Idaho 83712 U.S.A.

Post Office Address:
(If different)

Inventor's Full Name: David J. Corisis
(First) (Initial) (Last)

Inventor's Signature: *David J Corisis*

Date: 5/24/2000 Country of Citizenship U.S.A.

Residence Address: 961 West Loon Street
(Include number, street name, city, state, and country)
Meridian, Idaho 83642 U.S.A.

Post Office Address:
(If different)

002090" 0509050